



Fig. 1




- 4A: reception buffer
- 4B: work memory
- 4C: output buffer
- 6: controller
- 7: oscillator
- 11: paper feeding mechanism
- 12: carriage mechanism
- 13: shift register
- 14: latch
- 15: level shifter
- 80: drive waveform generator
- 113: current amplifier
- 120: bias power source

Fig. 2



- 81: memory
- 82: first latch
- 83: adder
- 84: second latch
- 86: D/A converter
- 88: voltage booster
- 113: current amplifier

Fig. 3



80: drive waveform generator  
(driver IC)





Fig. 4A

Fig. 4B

Fig. 4C

Fig. 5

200






Fig. 7




Fig. 8A




Fig. 8B




Fig. 9A

Fig. 9B

Fig. 9C



Fig. 10




Fig. 11




Fig. 12




Fig. 13A






Fig. 13B





**REPORT OF THE**



**REPORT OF THE**




Fig. 17





Fig. 18







Fig. 19A

Fig. 19B

Fig. 19C

Fig. 20



- S1: turn NCHG to L level
- S2: boost potential of COM up to  $V_c$
- S3: turn NCHG to H level
- S4: output COM to voltage holder
- S5: potential of COM is lower than  $V_c$ ?
- S6: turn NCHG to L level
- S7: printing is finished?
- S8: termination processing
- S9: output reset signal when potential of COM becomes VL